In reply to dave_59:
Not misleading at all. I think you comments are the only source to allow me get better understanding for this specific problem in present. :p
From your latest reply, does that mean the clk, reset in each module(dutI) is not same time event as the ones in tb module? If yes, then in what time region are each instantiation module’s input ports eval & update?