In reply to dave_59:
Hi Dave,
thanks for your quick answer,I have another question,SystemVerilog has eight name spaces for identifiers,I have read the 3.13 chapter of systemverilog 1800 standard ,I find it hard to comprehend Name spaces ，and also The standard does not give some examples,have you some papers about it ?