Ternary operator

SystemVerilog
, ,
3

In reply to dave_59:

Will that cause any synthesizing problems or any such issue.