SystemVerilog timing regions

In reply to sharatk:

Try this:
http://www.sunburst-design.com/papers/CummingsSNUG2006Boston_SystemVerilog_Events.pdf