SystemVerilog parameter_declaration syntax

[matt_hsu]

Found my own answer. In this:

data_type_or_implicit ::= data_type | [ signing ] { packed_dimension }

both the “signing” and “packed_dimension” are optional. My parse problem must be somewhere else.