SystemVerilog $feof()

[dave_59]

In reply to Subhash.Sangam:

while ($fscanf(fd, "%1b", vec_output) == 1) // while there is data to read
  begin
    @(posedge vif.clock iff vif.valid) // wait for valid DUT data
    //Some comparison code
  end