Systemverilog: cross Coverage and Ignore bins

In reply to Avia:

same question as above Why both bins and ignore bins are needed