SystemVerilog checker function/task for two input arbiter

SystemVerilog
, ,
6

In reply to ben@SystemVerilog.us:

Yes I agree. Its gonna be simpler and clean