SystemVerilog checker function/task for two input arbiter

[ben2]

In reply to kddholak:

Without assertion , this can be achieved through the following snippet of code

… Which proves the point that using SVA is by far simpler to write and read.
Ben SystemVerilog.us