[SystemVerilog] Bit/Logic datatype for edge detector

[dave_59]

In reply to warnerrs:

BTW, this behavior is from Verilog-2001. You can replace
bit with
reg in the original code.