[SystemVerilog] Bit/Logic datatype for edge detector

In reply to dave_59:

That is subtle. SV, the glorious Franken-language.