Systemverilog assertions

[dave_59]

In reply to vinayks:

I would really help to show a complete example showing examples of when your assertion should pass and when it should not