Systemverilog assertions

In reply to dave_59:

yea dave your understanding is correct i was meant to say “a” can take any values from 0 to 31.

I tried this logic,the assertions are failing through out the simulation.

one more doubt is when ever a changes,whether v will change or it will be a constant through out the 4 cycles.