Systemverilog assertion

[wangjiawen]

In reply to ben@SystemVerilog.us:
Hi Ben,
Thanks a lot for the elaboration. Really learned a lot from you! I never notice there are so many subtle differences here.