Systemverilog assertion

Is there anything I’m missing out in the syntax or is it because of the usage of `uvm_info which itself is a macro which is causing a problem?