Systemverilog assertion what is the difference between "A throughout B" and "B throughout A"?

SystemVerilog
,
2

In reply to UVM_LOVE:

See my paper Reflections on Users’ Experiences with SVA, part 2 https://verificationacademy.com/verification-horizons/july-2022-volume-18-issue-2/reflections-on-users-e xperiences-with-sva-part-2 Addresses the usage of these four relationship operators: throughout, until, intersect, implies

Ben Cohen
Ben@systemverilog.us
Link to the list of papers and books that I wrote, many are now donated.

or Cohen_Links_to_papers_books - Google Docs

Getting started with verification with SystemVerilog