Systemverilog assertion - How do I check the stable signal after implication operator?

[kddholak]

In reply to UVM_LOVE:

$rose(reset)[->1] is equivalent to  !reset[*0:$] ##1 $rose(reset)