Systemverilog assertion - How do I check the stable signal after implication operator?

[UVM_LOVE]

In reply to ben@SystemVerilog.us:

Thanks you Ben,
Intersect is that sequence must start and finish in the same cycle whether they are matched or not.

Can I inquire about the reason behind your usage of “[->1]”?