Systemverilog assertion for checking signal width

SystemVerilog
,
4

Hi,

The above code is fine to check only once. If the bit is toggling continuously to some extent, so now I want to find pulse width for every toogle, How its done?