[SystemVerilog] aliases for tasks/functions

[dave_59]

In reply to dmitryl:

Create a wrapper.

The only two true alias mechanisms in SystemVerilog. the alias construct for renaming wires, and the let construct for general expressions.