[SystemVerilog] aliases for tasks/functions

[ldmldm]

In reply to dave_59:

Is there a way to define an alias for a module instance? thank you