[SystemVerilog] aliases for tasks/functions

In reply to dmitryl:

You can always create a wrapper.

function int f1(bit arg1);
 ...
 return expression;
endfunction

function int f2(bit arg1);
  return f1(arg1);
endfunction