System verilog syntax

In reply to debuggerzc:

You could do

array_1 ={<<{26’b0,bits}}};

But if you give me the declaration of array_1, there might be a better way because the streaming operator will 0 fill on the right automatically if the target is has more bits than the source. It would also help to show us the final result you are looking for.