System verilog syntax

[dave_59]

{<<{expression}}

is the SystemVerilog streaming operator which in this case is unpacking the literal 'h23 in reverse order (right LSB to left MSB) into the unpacked array_1 (assuming it is declared as an unpacked array).