System verilog randomization: inconsistency in LRM?

In reply to Tudor Timi:

For a simple case like say countones, you are correct and I validated it. But when I go ahead and wrote much complicated constraint, It totally failed. I had to work around creating temporary array and using inbuilt “sum” function.
It could be a quirk of cadence Simulator, but I had no other way of validating it.