System Verilog Program Block

[cgales]

In reply to vardhana:

You should never use program blocks. Use a module instead.