System Verilog Constraints

SystemVerilog
, ,
2

In reply to SIVANAGENDRAREDDY:

An array constrained to have any even or odd number is the same has having no constraint at all.