System verilog constraint for addr to not cross 4kB boundary

SystemVerilog
2

In reply to UVM_learner6:

start_address[31:12] =={start_address+burst_length}[31:12]

Use your AXI bus width instead of 31