System Verilog Assertions: Difference between ##1 and |=>

In reply to Akhil Mehta:

https://verificationacademy.com/forums/systemverilog/overlapped-implication-and-nonoverlapped-imlplication