System verilog assertion writing multiple statments in sequence

[Fiona_Feng]

In reply to ben@SystemVerilog.us:

Hi Ben,

I am new to SVA. Can you explain how you tell the original code is a property, not a sequence.

Thanks.
Fiona