In reply to ben@SystemVerilog.us:
Your original assertion looks OK from a construction view.
I prefer the use of the sequence “or”, as it expresses your requirements in a clearer way. It is also easier to debug with a thread viewer.
If your assertion passes unexpectedly, I would question your requirements.
Ben systemverilog.us