System verilog assertion to check that signal 'a' takes a value only when it has taken some other particular value before

[user49]

In reply to devil47:
That looks OK
Ben