System verilog assertion to check clock switch and period

SystemVerilog
,
2

In reply to Kevinwu:

Before you can write any SVA, you need to get these requirements into a form that explains what it means to pass, and what would cause a failure,