System Verilog Assertion - SVA - All the ones on the data bus should be contiguous

SystemVerilog
,
2

In reply to verification_engineer_smart:
Provide an example for your requirements. Also is this for all cycles or do you have an antecedent?


bus 1011110001101   //  pass or fail? 
    011111100001010 // ? 
    Other           // PASS 
    Other           // FAIL