In reply to curious_learner:
There is no longer a standard for synthesizable (System)Verilog, so it’s up to the synthesis tool vendors to do whatever they want. However I can say with reasonable certainty that every synthesis tool will error-out on your second always block.