In reply to JA:
This was not my answer. I was assuming there is an external siganls which indicates a signal is valid.
What is your design spec saying? Is there only a relationship between the asynchronous clocks defined. If yes then you can observe this with SVA and you might generate an event there to be used in your UVM environment.