In reply to chitlesh:
What exactly are you trying to do?
Also, if you don’t use SVA, how would you code what you are trying to achieve with RTL SystemVerilog? That may then help you translate that into SVA. Ideas to consider: creation of events, latching the glitch, @sig (that has the glitch), ???
Ben SystemVerilog.us