SVA: Using $changed in antecedent

[sonofthesand]

In reply to ben@SystemVerilog.us:

Thank you for the prompt reply.
I have tried this method but now it gives a message towards end of simulation. Something like that Started at XXXX but not finished