SVA: procedural assertion in a loop

SystemVerilog
, ,
2

In reply to OE93:
SHow us your genver loop and some code, including the data structure.
Since everything is synchronized to a clock, use that clock for the assertions.