SVA: Procedural Assertion didn't Turn_ON

SystemVerilog
2

In reply to CHANDRU_D:
Looks OK. Maybe you have a property disable condition.
To debug, I would need your test code or at least the waveforms.
Ben