SVA- How we can write property such that it will check OUT_BITS increment and decrement

SystemVerilog
,
9

In reply to rkg_:
You have the proper tools to evaluate the correctness of your assertions.
The concepts look good, but you understand your requirements.
Ben