In reply to ben@SystemVerilog.us:
Check with your tool vendor for switches you can set for the assertion action block. Most vendors provide switches to enable you to set the assertion action for concurrent assertion starts, failures, passes, and antecedent matches.
In your case, it looks like a vacuous pass triggers the action block, but you can turn that option off.
Ben