SVA- How we can write property such that it will check OUT_BITS increment and decrement

SystemVerilog
,
16

In reply to rkg_:
Perhaps someone else can help you. You need to experiment with the function using testbench and randomized numbers, perhaps single-step it if needed.
Ben