SVA- How we can write property such that it will check OUT_BITS increment and decrement

SystemVerilog
,
10

In reply to ben@SystemVerilog.us:

I have proper tool (cadence ).

My only concern is why its triggering the property where antecedent is not meeting criteria.