SVA difference between 2 properties

SystemVerilog
2

In reply to VE:
From my SVA Book
2.4.5 Sequence containment (within)
The sequence containment within specifies a sequence occurring within another sequence. A
visualization of a sequence containment composition is shown in Figure 2.4.5 wherein seq1 is
contained within seq2.


  |-------<squence1>-------------|
  |<---------sequence2---------->|

Note: (seq1 within seq2) is equivalent to: ((1[*0:$] ##1 seq1 ##1 1[*0:$]) intersect seq2 )

Ben Cohen
http://www.systemverilog.us/ ben@systemverilog.us
For training, consulting, services: contact Home - My cvcblr

** SVA Handbook 4th Edition, 2016 ISBN 978-1518681448
…

  1. SVA Package: Dynamic and range delays and repeats SVA: Package for dynamic and range delays and repeats | Verification Academy
  2. Free books: Component Design by Example FREE BOOK: Component Design by Example … A Step-by-Step Process Using VHDL with UART as Vehicle | Verification Academy
    Real Chip Design and Verification Using Verilog and VHDL($3) Amazon.com
  3. Papers: