In reply to ben@SystemVerilog.us:
Hi Ben,
I found another way to make my check work. I had a doubt for that method as explained below.
in sv, is it possible to use a multibit signal as trigger.
assert property(@(TB.state)
where state is [160:0]
As per my understanding, any change in signal should act as trigger. can the signal be multibit?