SVA(BEN PAPER REFERENCE 2018) CONTINUE

SystemVerilog
7

In reply to ben@SystemVerilog.us:

Thanks Ben,

For letting me know that the answer are incorrect request you to suggest a way where multibit variable can be checked as the above requirement .Request you to please provide why the above example is showing syntax error.