Verification Academy
SVA assertion for realtime variables
SystemVerilog
systemverilog-checkers
,
UVM
,
SystemVerilog
,
assertion
SARTH21
June 30, 2021, 2:35pm
2
In reply to
sarth21
:
Just to add : “diff” and “start_time” are declared as realtime .
show post in topic