SVA - assert signal rise with its clock - difference between codes

In reply to OE93:

It would help to separate this into two separate issues. The first is the property you want to check between src_clk and sig_in. Then we can deal with the arrayed nature of the checks.

Can you create a self contained example that shows the first issue and how the two signals are generated?