In reply to ben@SystemVerilog.us:
Thank you Ben for clarifying on this assertion writing.
So far I was assuming each signal check should be associated with an Implication operator.
your explanation clarified me two things 1. Why we are using Implication operator. 2. How the assertion behaves if we have $ in the range.